Skip to main content
v2026.11,858 entries · CC-BY 4.0
LAC HealthMedical & Research SuppliesReagents, PPE & instruments — chain-of-custody documented.Fast, traceable sourcing built for regulated research environments, from bench consumables to instrumentation.Shop lac.us CodeCASRAIlac.us
GuideLaboratory Operations

Also relevant to: Electronics & Semiconductor Industry

Surface Mount Technology: Standards & Methods

Surface mount technology (SMT) enables automated assembly of circuit boards without drilled lead holes. Explore manufacturing workflows and IPC standards.

Written and maintained by CASRAI Editorial Board

Last updated

Short answer

Surface mount technology (SMT) is an automated electronics manufacturing method where components are mounted and soldered directly onto printed circuit board (PCB) surfaces. Used across research laboratories and manufacturing facilities, SMT replaces wire-leaded through-hole assembly to maximize component density, reduce parasitic lead inductance, and enable high-speed automated pick-and-place production.

Definition and scope

Surface mount technology (SMT) defines the materials, processes, and quality standards for assembling electronic circuits without routing component leads through drilled holes. Components built for this method are designated surface mount devices (SMDs), utilizing flat terminations, gull-wing leads, J-leads, or solder ball arrays.

SMT governs the printed circuit board assembly (PCBA) lifecycle: solder paste stencil printing, automated placement, thermal reflow, inspection, and cleaning. It directly interfaces with wafer-level chip scale packaging and hybrid electro-optical systems using photonic integrated circuits.

Formal governance has evolved from agency specifications to consensus standards. While NASA historically maintained NASA-STD-8739.2 (cancelled October 2011), aerospace, defense, and commercial sectors now operate under IPC standards, primarily IPC J-STD-001 (process criteria) and IPC-A-610 (visual acceptance criteria).

How it works or how it is used in practice

SMT assembly operates across five sequential automated stages:

  1. Solder paste stencil printing: A laser-cut stainless steel stencil aligns over the bare board. A squeegee sweeps solder paste—alloy powder suspended in flux—across apertures, depositing precise paste volumes onto copper pads. Solder paste inspection (SPI) systems verify deposit volume and height before placement.
  2. Automated pick-and-place: Vacuum nozzles retrieve SMDs from tape reels or trays. Optical vision systems verify part alignment and position components onto paste-covered pads at rates exceeding tens of thousands of parts per hour. Paste tackiness holds parts in place.
  3. Multi-zone reflow soldering: Boards enter a convection reflow oven through controlled heating zones: preheat, thermal soak to activate flux, and peak reflow above the alloy liquidus point. Differential scanning calorimetry (DSC), per NIST Special Publication 960-8, establishes precise solidus and liquidus transitions to prevent incomplete wetting.
  4. Intermetallic compound formation: Molten solder reacts with pad metallization to form thin interfacial intermetallic compound (IMC) layers, such as (Ni,Cu)-Sn phases (NIST SP 960-8). A controlled IMC layer (1 μm to 3 μm) provides mechanical bonding; excessive heating creates brittle intermetallics prone to fracture.
  5. Inspection and testing: Automated Optical Inspection (AOI) verifies component presence, polarity, and fillet geometry against IPC-A-610. For hidden-joint packages like ball grid arrays, automated X-ray inspection (AXI) evaluates voiding. Subsequent functional checks and electromagnetic compatibility (EMC) testing verify operational reliability.

Types or related concepts

Surface mount technology is categorized by soldering metallurgy, regulatory compliance, and reliability classification. The table below outlines key parameters across commercial, industrial, and high-reliability aerospace domains.

Parameter Eutectic Tin-Lead (Sn63Pb37) Lead-Free Commercial (SAC305) Space / High-Reliability (IPC J-STD-001GS)
Statutory Driver RoHS-exempt aerospace and defense applications Mandatory under EU Directive 2011/65/EU (RoHS 2, max 0.1% Pb) NASA mission assurance per NASA-STD-8739.6B and DoD programs
Melting Range Eutectic point at 183 °C Melting range 217 °C to 220 °C (NIST SP 960-8) Specified by program materials list (tin-lead or qualified lead-free)
Peak Reflow Temp 215 °C to 225 °C 245 °C to 260 °C 215 °C to 260 °C (tailored to qualified alloy)
Governing Standard IPC J-STD-001 Class 2 / Class 3 IPC J-STD-001 Class 1 / Class 2 / Class 3 IPC J-STD-001GS (Space addendum; Class 3 alone is not authorized)
Workplace Air Limit OSHA 29 CFR 1910.1025 PEL: 50 μg/m³ TWA (Action: 30 μg/m³) OSHA Particulates Not Otherwise Regulated PEL: 15 mg/m³ OSHA 29 CFR 1910.1025 PEL: 50 μg/m³ with local exhaust ventilation
Primary Vulnerability Bridging, solder balling, dross formation Thermal stress, package popcorning, tin whiskers Intermetallic embrittlement, voiding under thermal cycling

Where it matters for labs, clinics or supply decisions

Surface mount technology directly affects laboratory operations, hardware fabrication, and component procurement:

  • Component moisture sensitivity and floor life: Plastic SMDs absorb ambient humidity. During reflow, trapped moisture rapidly vaporizes, causing internal delamination or package cracking—known as “popcorning.” Under IPC/JEDEC J-STD-020, devices receive Moisture Sensitivity Level ratings (MSL 1 through MSL 6). For MSL 2 through 5a, personnel must track floor-life exposure after opening barrier bags. Prototyping labs must store opened parts in dry cabinets below 10% relative humidity or perform bake-out cycles per IPC/JEDEC J-STD-033 before reflow.
  • Cleanroom environmental controls: As chip sizes shrink to miniature 0201 and 01005 passives, airborne particulates settle on solder paste, inducing bridging shorts or non-wetting opens. Prototyping spaces adhere to formal cleanroom classifications (ISO Class 7 or 8) to prevent defect-inducing contamination.
  • Incoming quality control: Research facilities procuring electronic components must verify packaging integrity, humidity indicator cards, and vendor certificates. Establishing rigorous incoming inspection sampling plans prevents counterfeit, aged, or oxidized SMD inventory from entering assembly lines.
  • Occupational health and hygiene: Facilities running SMT lines or rework benches must manage chemical hazards. Handling leaded solders requires compliance with OSHA 29 CFR 1910.1025, which mandates a 50 μg/m³ exposure limit and dedicated local exhaust ventilation (LEV). Heating rosin flux also releases colophony fumes that cause respiratory irritation, requiring dedicated filtration regardless of alloy type.

Common misunderstandings

Key misconceptions in surface mount engineering practice include:

  • SMT has eliminated through-hole technology: Through-hole assembly remains essential for high-stress interfaces. Components subject to mechanical stress—including heavy terminal blocks, transformers, switches, and high-power connectors—rely on through-hole pins for mechanical shear strength. Most industrial systems employ hybrid assembly.
  • IPC Class 3 equals space-grade hardware: Commercial IPC J-STD-001 Class 3 does not fulfill space-flight requirements. Per NASA-STD-8739.6B Section 9.1, standard Class 3 is not an authorized substitute for IPC J-STD-001GS without an engineering waiver. Space addendums impose strict limits on solder voiding, conformal coating, and technician certification.
  • Lead-free solder is a drop-in replacement: Switching from Sn63Pb37 to SAC305 alters thermal dynamics. SAC305 melts near 217 °C compared to 183 °C for eutectic tin-lead, requiring peak reflow oven temperatures between 245 °C and 260 °C (NIST SP 960-8). This elevated temperature increases component thermal stress and narrows the acceptable process window.
  • Visual inspection verifies all joints: Early SMT components used exposed perimeter gull-wing leads suitable for optical inspection. Modern high-density devices, such as ball grid arrays (BGAs) and quad flat no-lead (QFN) packages, hide connections underneath the package body. Verifying these hidden joints requires automated X-ray inspection (AXI) to identify voids and bridges.

FAQ

What is the difference between SMT and SMD?

SMT (Surface Mount Technology) refers to the complete manufacturing process, assembly technique, and machinery used to solder components onto printed circuit boards. SMD (Surface Mount Device) refers specifically to the discrete electronic component (such as a chip resistor, capacitor, or integrated circuit) engineered with flat pads or leads for surface mounting.

What are the three IPC product classes for electronic assemblies?

IPC J-STD-001 and IPC-A-610 define three reliability tiers: Class 1 covers general consumer products where basic functionality is primary; Class 2 covers dedicated service commercial equipment requiring extended operational life; and Class 3 covers high-reliability electronic assemblies (such as medical life-support systems, military equipment, and avionics) where uninterrupted performance is critical.

Why do lead-free SMT processes require higher reflow temperatures?

Eutectic tin-lead solder (Sn63Pb37) melts at 183 °C, allowing peak reflow temperatures of 215 °C to 225 °C. Lead-free alloys mandated under EU Directive 2011/65/EU (RoHS 2), such as SAC305, have higher melting points near 217 °C. Reflow ovens must reach peak temperatures of 245 °C to 260 °C to achieve thorough wetting, flux activation, and intermetallic bonding.

How does moisture absorption cause defects during SMT reflow soldering?

Plastic SMD packages absorb humidity from ambient air during storage. During high-temperature reflow soldering, trapped moisture converts rapidly to high-pressure steam. When vapor pressure exceeds mold compound strength, internal delamination, bond wire detachment, or package cracking (“popcorning”) occurs. IPC/JEDEC J-STD-020 establishes Moisture Sensitivity Levels (MSL) to restrict floor-life exposure.

Sources

Follow CASRAI

Research-administration guidance, standards updates and independent tool reviews.

Ask CASRAI · free to try

Ask about Surface Mount Technology: Standards & Methods

Ask your first 2 questions free below. Subscribers get 150 a day for $29 a month.

An AI assistant specialized in research administration. It cites the sources behind every answer, labels web answers and says when it can't answer.

Answers draw on CASRAI's guides and dictionary plus the federal and funder documents we index: Federal Register, Grants.gov, Regulations.gov and UKRI.

Works on this site and inside Claude, Cursor and the AI tools you already use.

Everything CASRAI publishes — this page, the dictionary, the guides and the news — stays free to read, with no account and no card.

Referenced across the research world

University of Cambridge logoColumbia University logoCrossref logoUniversity of Edinburgh logoHarvard University logoUniversity of Oxford logoPrinceton University logoStanford School of Medicine logoUniversity College London logoORCID logoUniversity of Cambridge logoColumbia University logoCrossref logoUniversity of Edinburgh logoHarvard University logoUniversity of Oxford logoPrinceton University logoStanford School of Medicine logoUniversity College London logoORCID logo
  • University of Cambridge logo
  • Columbia University logo
  • Crossref logo
  • University of Edinburgh logo
  • Harvard University logo
  • University of Oxford logo
  • Princeton University logo
  • Stanford School of Medicine logo
  • University College London logo
  • ORCID logo

View CASRAI adoption →